

Lab No. 8

Design of Sequential circuits

1. Analyze the given state table of a synchronous sequential circuit and perform state reduction. Using the reduced state table, design and simulate the sequential circuit using D flip-flops.

Present state	Next state		Output	
	x=0	x=1	x=0	x=1
a	f	b	0	0
b	d	c	0	0
c	f	e	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	1
g	g	h	0	1
h	g	a	1	0

a	f	b ^c	0	0
b	d	c	0	0
c	f	e^b	0	0
d	g	a ^h	1	0
e	d	c	0	0
f	f	b	1	1
g	g	h	0	1
h	g	a	1	0

Reduced State Table

Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	f	c	0	0
b	d	c	0	0
d	g	h	1	0
f	f	b	1	1
g	g	h	0	1

Assigning 3 bit binary values to states

Reduced Table

Present Table	Next State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a = 000	011	001	0	0
a = 000	011	001	0	0
b = 001	010	000	0	0
d = 010	100	000	1	0
f = 011	011	001	1	1
g = 100	100	010	0	1

Excita

Excitation Table

Present state			Input	Next state			Output		
A	B	C		A	B	C	DA	DB	DC
0	0	0	0	0	0	1	0	1	1
0	0	0	1	0	0	1	0	0	1
0	0	1	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	0	0
0	1	0	0	1	0	0	1	0	0
0	1	0	1	0	0	0	0	0	0
0	1	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	1	0	0
1	0	0	1	0	1	0	0	1	0

AX \ CX	00	01	11	10
00	0			
01	1			
11	X	X	X	X
10	1		X	X

$DA = BC'x' + AX'$

AB \ CX	00	01	11	10
00	1			
01				
11	X	X	X	X
10			X	X

$DB = A'B'x' + AX + CX'$


AB \ CX	00	01	11	10
00				
01	1		1	1
11	X	X	X	X
10		1	X	X

$Y = Bx' + BC + AX$

AB \ CX	00	01	11	10
00	1	1		
01			1	1
11	X	X	X	X
10			X	X

$DC = A'B'c' + BC$

Circuit



Code

```

module dff(D, a, clk, reset);
input D, clk, reset;
output reg a;
always @ (posedge clk or posedge reset)
begin
if (reset)
a <= 1'b0;
else
a <= D;
end
endmodule

```

```

module lab9q1 (clk, x, y, reset, A);
input clk, clk, reset, x, reset;
output sig a y;
output [2:0] A;
wire [2:0] I, S;
assign S[2] = (~A[0] & ~x & A[1]);
assign DA = (A[1] & A[0] & ~x) | (A[2] & ~x);
assign DB = (~A[2] & A[1] & ~x) | (A[2] & x) | (A[0] & ~x);
assign PC = (~A[2] & A[1] & A[0]) | (A[1] & A[0]);
assign Y = (~A[1] & ~x) | (A[1] & A[0]) | (A[2] & ~x);
DFF Da (DA, clk, reset, A[2]);
DFF Db (DB, clk, reset, A[1]);
DFF Dc (DC, clk, reset, A[0]);
endmodule

```

Testbench

```

~timescale 1ns/1ns
~include "lab9q1.v"
~include "DFF.v"

```

```

module lab9q1_tb;
reg x, clk;
reg reset;
wire y;
wire [2:0] A;

```

```

lab9q1 dup (x, clk, reset, y, A);
initial begin
    $dumpfile ("lab9q1.vcd");
    $dumpvars (0, lab9q1_tb);
    clk = 0;
    forever #10, clk = ~clk;
end

```



```

module lab9q1 (clk, x, y, reset, A);
input clk, clk, reset, x, reset;
output reg a, y;
output [2:0] A;
wire [2:0] I, S;
assign S[2] = (~A[0] & ~x & A[1]);
assign DA = (A[1] & A[0] & ~x) | (A[2] & ~x);
assign DB = (~A[2] & A[1] & ~x) | (A[2] & x) | (A[0] & ~x);
assign PC = (~A[2] & A[1] & A[0]) | (A[1] & A[0]);
assign Y = (~A[1] & ~x) | (A[1] & A[0]) | (A[2] & ~x);
DFF Da (DA, clk, reset, A[2]);
DFF Db (DB, clk, reset, A[1]);
DFF Dc (DC, clk, reset, A[0]);
endmodule

```

Testbench

```

~timescale 1ns/1ns
~include "lab9q1.v"
~include "DFF.v"

```

```

module lab9q1_tb;
reg x, clk;
reg reset;
wire y;
wire [2:0] A;

```

```

lab9q1 dup (x, clk, reset, y, A);
initial begin

```

```

    $dumpfile ("lab9q1.vcd");
    $dumpvars (0, lab9q1_tb);
    clk = 0;

```

```

    forever #10; clk = ~clk;
end

```

initial begin

reset = 1; X = 0; #20;

reset = 0; X = 0; #20;

X = 0; #20;

X = 1; #20;

X = 1; #20;

X = 1; #20;

X = 0; #20;

X = 0; #20;

X = 0; #20;

X = 1; #20;

X = 1; #20;


\$display("Test complete");

\$finish;


end

endmodule

waveform



2. Design the synchronous sequential circuit for the following state diagram using TFF. Write the verilog code for the derived circuit.



State Table

Present Table		Next state	
state		X=0	X=1
A	B	A B	A B
0	0	0 1	0 0
0	1	1 1	1 0
1	0	1 1	1 0
1	1	0 0	1 1

Excitation Table

i/p of combination circuits			Next state		% of circuit flip flop i/p's	
A	B	X	A	B	T _A	T _B
0	0	0	0	1	0	1
0	0	1	0	0	0	0
0	1	0	1	1	1	0
0	1	1	1	0	1	1
1	0	0	1	1	0	1
1	0	1	1	0	0	0
1	1	0	0	0	1	1
1	1	1	1	1	0	0

A \ Bx	00	01	10	11
0			1	1
1			1	

 T_A


$$T_A = A'B + BX'$$

A \ Bx	00	01	11	10
0	1		1	
1	1			1

 T_B

$$T_B = B'X' + A'B + AX'$$

Circuit



Code

```
module lab9qr2(M, clk, reset, A);
```

```
input M, clk, reset
```

```
output [1:0] A;
```

```
assign Ta = (~A[1] & B[0]) | (A[0] & ~x);
```

```
assign Tb = (~A[0] & ~x) | (~A[1] & A[0] & ~x) | (A[1] & ~x);
```

```
dff TA (Ta, clk, reset, A[1]);
```

```
dff TB (Tb, clk, reset, A[0]);
```

```
endmodule
```

Testbench

~ timescale 1ns/1ns

~ include "lab9q1.v"

module lab9q2_tb;

reg x, clk;

reg reset;

wire [1:0] A;

~~reg~~ lab9q2_dut(x, clk, reset, A);

initial begin

\$dumpfile("lab9q2_tb.vcd");

\$dumpvars(0, lab9q2_dut);

clk = 0;

forever #10 clk = ~clk;

end

initial begin

reset = 1; x = 0; #20;

reset = 0; x = 0; #20;

x = 0; #20;

x = 1; #20;

x = 1; #20;

x = 0; #20;

x = 1; #20;


```
X = 0; #20;  
X = 0; #20;  
X = 0; #20;  
X = 0; #20;  
$display("Test complete");  
$finish;
```

endmodule

Waveform

